

## G83/2 Engineering Recommendation

Certificate Number: TR002007 001

Type Approval and manufacturer/supplier declaration of compliance with the requirements of Engineering Recommendation G83/2.			
SSEG Type reference number		PVI4000TL	
Generating Unit technology		Photovoltaic Grid Tied Inverter	
System supplier name		Trannergy Co., Ltd.	
Address		No. 188 Weiwu Rd, Shanghai 201802, China	
Tel	0086 021 38953908	Tel	0086 021 38953908
E:mail	xujm@trannergy.com	E:mail	xujm@trannergy.com
Maximum rated capacity, use separate sheet if more than one connection option.	Connection Option		
	3.65	kW single phase, single, split or three phase system	
		kW three phase	
		kW two phases in three phase system	
	kW two phases split phase system		
<p>SSEG manufacturer/supplier declaration.</p> <p>I certify on behalf of the company named above as a manufacturer/supplier of Small Scale Embedded Generators, that all products manufactured/supplied by the company with the above SSEG Type reference number will be manufactured and tested to ensure that they perform as stated in this Type Verification Test Report, prior to shipment to site and that no site modifications are required to ensure that the product meets all the requirements of G83/2.</p>			
Signed	 ..... <i>Authorized Signature(S)</i>	On behalf of	Trannergy Co., Ltd.
<p>Note that testing can be done by the manufacturer of an individual component, by an external test house, or by the supplier of the complete system, or any combination of them as appropriate.</p> <p>Where parts of the testing are carried out by persons or organisations other than the supplier then the supplier shall keep copies of all test records and results supplied to them to verify that the testing has been carried out by people with sufficient technical competency to carry out the tests.</p>			

**Power Quality. Harmonics.** The requirement is specified in section 5.4.1, test procedure in Annex A or B 1.4.1

SSEG rating per phase (rpp)		3.65	kW		NV=MV*3.68/rpp	
Harmonic	At 45-55% of rated output		100% of rated output		Limit in BS EN 61000-3-2 in Amps	Higher limit for odd harmonics 21 and above
	Measured Value (MV) in Amps	Normalised Value (NV) in Amps	Measured Value (MV) in Amps	Normalised Value (NV) in Amps		
2	0.053	0.053	0.066	0.066	1.080	
3	0.076	0.076	0.064	0.064	2.300	
4	0.021	0.021	0.007	0.007	0.430	
5	0.139	0.140	0.077	0.078	1.140	
6	0.007	0.007	0.007	0.007	0.300	
7	0.141	0.142	0.029	0.029	0.770	
8	0.007	0.007	0.012	0.012	0.230	
9	0.069	0.069	0.059	0.060	0.400	
10	0.006	0.006	0.010	0.010	0.184	
11	0.039	0.039	0.087	0.088	0.330	
12	0.008	0.008	0.022	0.022	0.153	
13	0.057	0.057	0.044	0.044	0.210	
14	0.007	0.007	0.023	0.023	0.131	
15	0.100	0.101	0.038	0.038	0.150	
16	0.007	0.007	0.015	0.016	0.115	
17	0.126	0.127	0.044	0.044	0.132	
18	0.010	0.010	0.008	0.008	0.102	
19	0.115	0.115	0.074	0.075	0.118	
20	0.015	0.015	0.014	0.014	0.092	
21	0.102	0.103	0.103	0.104	0.107	0.160
22	0.015	0.015	0.013	0.013	0.084	
23	0.081	0.082	0.018	0.018	0.098	0.147
24	0.010	0.010	0.010	0.011	0.077	
25	0.024	0.024	0.036	0.036	0.090	0.135
26	0.013	0.013	0.019	0.020	0.071	
27	0.024	0.024	0.050	0.051	0.083	0.124
28	0.011	0.011	0.016	0.016	0.066	
29	0.020	0.020	0.042	0.043	0.078	0.117
30	0.007	0.007	0.023	0.023	0.061	
31	0.019	0.019	0.023	0.024	0.073	0.109
32	0.008	0.008	0.004	0.004	0.058	
33	0.018	0.018	0.011	0.011	0.068	0.102
34	0.006	0.006	0.010	0.010	0.054	
35	0.020	0.020	0.034	0.035	0.064	0.096
36	0.008	0.008	0.006	0.006	0.051	
37	0.025	0.026	0.023	0.023	0.061	0.091
38	0.006	0.006	0.005	0.006	0.048	
39	0.035	0.035	0.033	0.033	0.058	0.087
40	0.010	0.010	0.005	0.005	0.046	

Note the higher limits for odd harmonics 21 and above are only allowable under certain conditions, if these higher limits are utilised please state the exemption used as detailed in part 6.2.3.4 of BS EN 61000-3-2 in the box below.

**Power Quality. Voltage fluctuations and Flicker.** The requirement is specified in section 5.4.2, test procedure in Annex A or B 1.4.3

	Starting			Stopping			Running	
	$d_{max}$	$d_c$	$d_{(t)}$	$d_{max}$	$d_c$	$d_{(t)}$	$P_{st}$	$P_{lt}$ 2 hours
Measured Values	0.38	0.28	0.32	1.65	0.28	0.32	0.225	0.185
Normalised to standard impedance and 3.68kW for multiple units	0.38	0.28	0.32	1.65	0.28	0.32	0.225	0.185
Limits set under BS EN 61000-3-2	4%	3.3%	3.3% 500ms	4%	3.3%	3.3% 500ms	1.0	0.65
Test start date		2014.12.08		Test end date				2014.12.08
Test location		Floor 2, Building 2, No. 188, weiwu Road, jiating District, Shanghai						

**Power quality. DC injection.** The requirement is specified in section 5.5, test procedure in Annex A or B 1.4.4

Test power level	10%	55%	100%	
Recorded value	5.5mA	7.6mA	9.8mA	
as % of rated AC current	0.03%	0.05%	0.06%	
Limit	0.25%	0.25%	0.25%	

**Power Quality. Power factor.** The requirement is specified in section 5.6, test procedure in Annex A or B 1.4.2

	216.2V	230V	253V	Measured at three voltage levels and at full output. Voltage to be maintained within $\pm 1.5\%$ of the stated level during the test.
Measured value	0.995	0.997	0.996	
Limit	>0.95	>0.95	>0.95	

**Protection. Frequency tests** The requirement is specified in section 5.3.1, test procedure in Annex A or B 1.3.3

Function	Setting		Trip test		"No trip tests"	
	Frequency	Time delay	Frequency	Time delay	Frequency /time	Confirm no trip
U/F stage 1	47.5Hz	20s	47.49 Hz	18S	47.7Hz 25s	No trip

U/F stage 2	47Hz	0.5s	46.99 Hz	0.4S	47.2Hz 19.98s	No trip
					46.8Hz 0.48s	No trip
O/F stage 1	51.5Hz	90s	51.51 Hz	88S	51.3Hz 95s	No trip
O/F stage 2	52Hz	0.5s	52.01 Hz	0.4S	51.8Hz 89.98s	No trip
					52.2Hz 0.48s	No trip

**Protection. Voltage tests** The requirement is specified in section 5.3.1, test procedure in Annex A or B 1.3.2

Function	Setting		Trip test		"No trip tests"	
	Voltage	Time delay	Voltage	Time delay	Voltage /time	Confirm no trip
U/V stage 1	200.1V	2.5s	200.1V	2.4S	204.1V 3.5s	No trip
U/V stage 2	184V	0.5s	184.0V	0.4S	188V 2.48s	No trip
					180V 0.48s	No trip
O/V stage 1	262.2V	1.0s	262.2V	0.9S	258.2V 2.0s	No trip
O/V stage 2	273.7V	0.5s	273.7V	0.4S	269.7V 0.98s	No trip
					277.7V 0.48s	No trip

Note for Voltage tests the Voltage required to trip is the setting  $\pm 3.45V$ . The time delay can be measured at a larger deviation than the minimum required to operate the protection. The No trip tests need to be carried out at the setting  $\pm 4V$  and for the relevant times as shown in the table above to ensure that the protection will not trip in error.

**Protection. Loss of Mains test.** The requirement is specified in section 5.3.2, test procedure in Annex A or B 1.3.4

To be carried out at three output power levels with a tolerance of plus or minus 5% in Test Power levels.

Test Power	10%	55%	100%	10%	55%	100%
Balancing load on islanded network	95% of SSEG output	95% of SSEG output	95% of SSEG output	105% of SSEG output	105% of SSEG output	105% of SSEG output
Trip time. Limit is 0.5 seconds	0.380S	0.365S	0.420S	0.395S	0.340S	0.405S

**Protection. Frequency change, Stability test** The requirement is specified in section 5.3.3, test procedure in Annex A or B 1.3.6

	Start Frequency	Change	End Frequency	Confirm no trip
Positive Vector Shift	49.5Hz	+9 degrees		No trip

Negative Vector Shift	50.5Hz	- 9 degrees		No trip
Positive Frequency drift	49.5Hz	+0.19Hz/sec	51.5Hz	No trip
Negative Frequency drift	50.5Hz	-0.19Hz/sec	47.5Hz	No trip

<b>Protection. Re-connection timer.</b> The requirement is specified in section 5.3.4, test procedure in Annex A or B 1.3.5						
Test should prove that the reconnection sequence starts after a minimum delay of 20 seconds for restoration of voltage and frequency to within the stage 1 settings of table 1.						
Time delay setting	Measured delay		Checks on no reconnection when voltage or frequency is brought to just outside stage 1 limits of table 1.			
30	32		At 266.2V	At 196.1V	At 47.4Hz	At 51.6Hz
Confirmation that the SSEG does not re-connect.			No-reconnect	No-reconnect	No-reconnect	No-reconnect

<b>Fault level contribution.</b> The requirement is specified in section 5.7, test procedure in Annex A or B 1.4.6						
For a directly coupled SSEG			For a Inverter SSEG			
Parameter	Symbol	Value	Time after fault	Volts	Amps	
Peak Short Circuit current	$i_p$	-	20ms	33.5	0.56	
Initial Value of aperiodic current	$A$	-	100ms	32.8	0.38	
Initial symmetrical short-circuit current*	$I_k$	-	250ms	32.5	0.25	
Decaying (aperiodic) component of short circuit current*	$i_{DC}$	-	500ms	31.6	0.16	
Reactance/Resistance Ratio of source*	$X/R$		Time to trip	0.085S	In seconds	